Absiracf-This paper deals with a new implementation of a VoltageDoubler SingleStage Power Factor Corrector O-S'PFC). This new VD-S'PFC provides a reduction (by half) of the total voltage drop due to diodes conducting at the same time from the tine input to the energy-storage capacitors. Moreover, the size of the additional inductors used to shape the line current is dramatically reduced due to the fact that these inductors form part of an additional output of the main dc-to-dc converter, which is based on a full-wave rectifier and, therefore, these inductors are operating at hvice the converter switching frequency and with a higher duty cycle than in the case of being based on a half-wave rectifier, as in some previous cases. The experimeutal results show that both inductors can be hnllt into two E20 cores for a 100 W, 62 Vdc prototype. The voltage across the series connection of both energy-storage capacitors is lower than 5OOV and the total efficiency ofthis prototype is 92-90%.
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I. INTRoDUCTlON
Many Single-Stage Power Factor Correctors (S'PFCs) [l-81 (see Fig.1 ) have been recently proposed to achieve both the standard dynamic behaviour of conventional dcto-dc converten and the desired compliance with the regulations (especially with the IEC-1000-3-2). When the ac input voltage changes in a moderate range (for example in either the American or the European range), S*PFCs are very attractive, because they combine fast output voltage regulation and moderate input current harmonic content. It should be noted that both characteristics are achieved in S2PFCs maintaining the cost and the complexity of the circuit relatively low. However, if standard S2PFCs are designed to operate in universal-line applications (85-265 Vac), they become less attractive due to variations of the voltage across the energy-storage capacitor with load and, especially, with input voltage. These variations cause two negative effects:
-A detrimental effect on the conversion efficiency [9] , because the voltage across the energy-storage capacitor is also the input voltage of the dc-to-dc convener part of the S2PFC.
A relatively large size of the energy-storage capacitor [9] because its capacitance must be high enough to meet the hold-up time requirements at low voltage (11OVac) and its voltage rating must be around 4SOVdc. 
G.
(c) connected in series between the line input and the energy-storage capacitors. In the previous VD-S~PFCS, two diodes are conducting together in the American range (SW closed) and four are conducting together in the European range (SW open). These numbers are divided by two in the proposed topology.
-' All the additional inductors added to shape the line current operate at twice the switching frequency. This occurs not only with symmetrically-driven topologies (such as half-bridge, full-bridge and push-pull) but also with some asymmetrically-driven topologies (such as flyback, SEPIC and Cuk). As a result of the higher switching frequency operation, the total size of the additional inductors is very small, even if the boost inductor LB has been designed to operate in Continuous Conduction Mode (CCM). 
MODIFYING SINGLE-STAGE POWER-FACTOR-CORRECTORS TO IMPROVE THEIR EFFICIENCY AT LOW LINE VOLTAGE BY INTEGRATING HIGH-FREQUENCY AND LINE-RECTIFIER DIODES
Several types of S2PFCs are based on the connection of an additional "High-Impedance Output" WO) between the input rectifier and the energy-storage bulk capacitor CB (see Fig. 3a ). This HI0 can be implemented in several different ways. Two attractive implementations are shown in Fig. 3b -c, [7-81. The total sue ofthe additional inductors LB and Lo is slightly lower in the fust implementation ( Fig.  3b ), but two high-frequency diodes and two line-rectifier diodes are connected in series between the input line and the energy-storage bulk capacitor CB. On the other hand, the two high-frequency diodes are reduced to only one in the second implementation (Fig. 3c) . Therefore, the former is more attractive for the European range of input voltage (where the voltage drop across the diodes is less significant), whereas the latter is more attractive for the American and Japanese range.
However, the number of diodes conducting simultaneously can be reduced again by integrating the HI0 high-frequency diodes and the line-rectifier lowfrequency diodes. Figure 4 shows the equivalent circuit for the HIOs shown in Fig. 3b-c . This equivalent circuit consist of a voltage source VS, a loss-free resistor R L~ [6-81 and two diodes, a series diode DS and a parallel diode Dp. The function of Ds in this equivalent circuit is to represent the fact that the current can only flow from the positive terminal P to the common terminal C (as in any additional converter output with diodes), whereas the function of DP is to represent the fact that the output voltage cannot reverse (the same as in any additional converter output with diodes). A proper design of the HI0 according to [6-81 results in Dp always being reverse biased and, therefore, it cannot be used for integration purposes. Therefore, the final equivalent circuit to start the integration process will be the one shown in Fig. 4c . Figure 5a shows the general scheme given in diodes (the couple DIS-DR~ or the couple ~-D z s ) are conducting at the same time, whereas three diodes (either DRI-Ds-DR~ or D--Ds-Dnr) were conducting at the same time with the previous circuit (Fig. sa) .
The implementation of the new rectifier leg with two sets of elements R L~, VS and Ds can be obtained by duplicating all the elements of a HIO. However, a more attractive option is to avoid the duplication of the HI0 magnetic elements. Figure 6 shows the steps to do this: The iirst step is to move LB from the positive terminal P to the common terminal C. The second step is to obtain not only a positive output, but also a negative one. Diodes DISI and D I S~ in Fig.  6a -b are in charge of generating the positive output, whereas diodes Dzsl and Dzsz are in charge of generating the negative one. When the current flows from terminal P to terminal C, either DLSI or DIs2 (depending on the voltage across the transformer) are conducting, whereas neither Dzs~ and DZSZ are conducting. The situation is just the opposite when the current flows from terminal C to terminal N (either DZSI or D2s2 are conducting, whereas both Dlsl and DLs2 are not conducting). Therefore, the elements of the HI0 (that is, inductors LB and LD and the additional transformer winding) are altematively connected between terminals P and C (when the current flows from P to C) and between terminals N and C (when the current flows from C to N). Therefore, the equivalent elements R i p and VS altematively can he seen to be connected between either terminals P and C or terminals N and C. This is just the effect desired. The equivalent circuit is the one shown in Fig. 6c . The third step in the integration process is to substitute the two sets of equivalent elements Rip, VS and DS in Fig. 5b for the real elements shown in Fig.  6b . The final implementation is given in Fig. 7 . From this figure, it can be deduced that only one highfrequency diode and one lie-rectifier diode are conducting at the same time. Thus, in the positive halfcycle of the line voltage, either DISI or DISZ (depending on the voltage across the converter transformer) and D4
are conducting. The same occurs in the negative halfcycle, but for either Dzsl or D2S2 and D3. The procedure to design the tums ratio of the additional transformer winding and inductors LO and LB is exactly the same as shown in [6-81. However, the high-frequency diodes DISI, D I S~, D~S I and DZSZ must be rated to withstand the input voltage of the dc-to-dc converter, which is in practice a higher voltage than the voltage withstood by the high-frequency diodes Dlsl and DISZ in Fig. 3b .
Having only the voltage drop corresponding to two diodes instead of three improves the converter efficiency. This improvement is more significant for converters designed to operate only from the American and Japanese lines than for converters designed to operate only from the European line. However, this improvement is not the main advantage of the converter shown in Fig. 7 , but rather its adaptability to operate with a line voltage-doubler at the input.
ANEW TOPOLOGY OF VOLTAGEDOUBLER SINGLE-STAGE POWER-FACTOR-CORRECTOR
The circuit shown in Fig. 7 can be easily adapted to be used with a voltage-doubler (see Fig. 2c ). The operation of the line rectifier is as follows:
-When the range switch SW is in the "11OVac" position, D1 and D4 never conduct because they are reverse biased by CBI and CBz. The bulk capacitor CBI is charged during the positive interval of the line voltage through one of the diodes DI, (either DI,I or Dla), the additional inductors and the additional transformer winding. The same occurs for CB2 during the negative interval, but the diode involved in the process is either DZs1 or Dzsz. Due to circuit symmetry, both capacitors are identically charged. The voltage across the input of the dc-to-dc converter will be twice as large as the voltage across one bulk capacitor. Finally, it should be noted that only one diode voltage drop is placed between the line input and the energystorage bulk capacitors at the same time.
-When SW is in the "23OVac" position, both bulk capacitors are charged together. The diodes involved in the conduction process are D. , (during the positive halfcycle) and D, (during the negative one). In this case, two diodes (one high-frequency diode and one linerectifier diode) are conducting at the same time.
The design procedure of inductors LB and LD and of the tums ratio of the additional winding is the same as the one presented in references [6-81. However, the effect of the voltage doubler must be taken into account only to calculate those dc-to-dc converter parameters that must be calculated at minimum line voltage (e.g. maximum converter duty cycle, transformer tums ratio, etc) and to compute the evolution of the voltage across the input port of the dc-to-dc converter properly.
The design procedure presented in references [6-81 assumes that the inductance of LE is several times (3) (4) (5) as high as the inductance of Lo. However, the inductance of LB can be chosen lower than the values proposed in these references, according to the design procedure shown in [13] . Thus, choosing Le approximately equal to Ld4, a good trade-off between input current ripple and inductor sue can be established. Moreover, it should be noted that both inductors form part of an additional output (the HIO) based on a full-wave rectifier, which means that the magnetic elements used to modulate its output voltage according to the line current (that is, Lo) and the filter inductor LB will be lower than in the case of using a halfwave rectifier [lo, 111 . In other words, the HI0 is operating at twice the converter switching frequency and the HI0 duty cycle is higher than in the case of previous H I 0 based on a half-wave rectifier. Due to these facts, the final size of these inductors is quite small (for example, two E20 cores can be used to implement them for a lOOW converter).
IV. EXPERLMEBTAL RESULTS
A prototype of the converter proposed (see Fig. 8 ) has been built and tested. As this figure shows, the "Conventional dc-to-dc Converter" in Fig. 2c is a halfbridge converter in this prototype. The input line voltage can be either the American range (85-130 V) or the European one (190-265 V), depending on the position of the mechanical range switch SW. The output is 62 V. Figure 9 shows the evolution of voltage across the energystorage capacitors (that is, at the input port of the dc-to-dc converter) in this prototype. As Fig. 9 shows, this voltage is always lower than 500 Vdc and, therefore, two 180 pF/300 V capacitors can be used. Converter efficiency and the main waveforms at 110 Vac and 230 Vac are shown in Fig.  10 and 11 
